ASSISTANT	COM	MISSIONER	FOR	PATENTS
Washington,	D.C.	20231		

Case Docket No. <u>P7156-9007</u>
Date <u>March 5, 1999</u>

or

or or

or

Sir.

J J J

Transmitted herewith for filing under 37 C.F.R. §1.53(b) is the patent application of:

Inventor(s): Hirofumi HONDA

METHOD FOR INTERPOLATING A VIDEO SIGNAL

Specification (17 pages)

🗲 <u>ખુ 2</u> sheets of drawings

Declaration and Power of Attorney

XX Return Receipt Postcard

XX An Assignment of the invention to Pioneer Electronic Corporation with PTO-1595

XX A certified copy of <u>Japanese</u> application(s) No.(s) <u>10-076608, dated March 9, 1998</u>

XX A filing fee, calculated as shown below:

(Col. 1) (Col. 2)

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	· · · · · · · · · · · · · · · · · · ·	
FØR:	No. Filed	No. Extra
BASIC FEE		
TOTAL CLAIMS	4 - 20 =	* 0
INDEP CLAIMS	1 - 3 =	* 0
MULTIPLE DE	PENDENT CLAIM	PRESENTED

Small Entity				
RATE	FEE			
	\$380			
x 9=				
x 39 =				
+130 =				
TOTAL				

Small Entity				
RATE	FEE			
200	\$760			
x 18 =	0			
x 78 =	0			
+260 =	0			
TOTAL	\$760			

Other Than A

A check in the amount of <u>\$800.00</u> is enclosed to cover the filing fee and <u>XX</u> assignment recordation. The Commissioner is hereby authorized to charge payment for any additional filing fees associated with this communication or credit any overpayment to Deposit Account No. <u>14-1060</u>.

Respectfully submitted,

NIKAIDO, MARMELSTEM), MURRAY & ORAM LLP

Metropolitan Square 655 15th Street, N. W. Suite 330 - G Street Lobby Washington, D. C. 20005-5701

Tel: (202) 638-5000 Fax: (202) 638-4810 By: George E. Oram, Jr.

Reg. No. 27,931

GEO/hk

Enclosures: Check #18928/Specification and Claims/Declaration/Priority Document (1)

Drawings (2 sheets)/Assignment/PTO-1595 Form/Return Receipt Postcard

^{*}I©he difference in Col. 1 is less than zero, enter "0" in Col. 2

15

TITLE OF THE INVENTION

METHOD FOR INTERPOLATING A VIDEO SIGNAL

BACKGROUND OF THE INVENTION

5 The present invention relates to a method for interpolating a video signal.

In the plasma display panel (PDP), liquid crystal display panel (LCD), electroluminescence display device (EL), and others, the number of horizontal pixels at every scanning line, the number of scanning lines, and scanning frequency are set at predetermined values.

Therefore, in order to input a video signal of the NTSC system for displaying the video signal in a display device in which the number of horizontal pixels, the number of scanning lines and scanning frequency are set for the HDTV, it is necessary to covert the video signal so as to increase the number of horizontal pixels at every scanning line and the number of scanning lines.

fig. 3 shows an example of a conventional method

for producing interpolation pixels. At shown in the
drawing, an interpolation component at the left side of
each of pixels a to f is designated by a triangle 1, and
an interpolation component at the right side is
designated by a square r. The value of each

interpolation component is set to 1/2 of the pixel
value. The interpolation component r at the right side
of the present pixel at the left side of an assumption

interpolation pixel x and the interpolation component 1

10

20

25

at the left side of the present pixel at the right side of the interpolation pixel x are added together, and the average is calculated. In other words, the average of pixel data of present pixels at both sides of the interpolation pixel x on the same scanning line is obtained, and the average is inserted between present pixels as a pixel data of the interpolation pixel.

However, in the average interpolation method peak values in the video signal are lost at the sampling and conversion to a digital signal. It is difficult to reproduce the lost peak value. Therefore, there is a problem that the picture is inferior in sharpness and picture quality.

15 SUMMARY OF THE INVENTION

An object of the present invention is to provide an interpolation method which may reproduce peak values, thereby realizing a good picture at a low cost.

According to the present invention, there is provided a method for interpolating a video signal having a plurality of present pixels comprising the steps of, calculating a right side interpolation component and a left side interpolation component for each of the present pixels, adding the right side interpolation component of a present pixel on the left side of an assumption pixel to be interpolated to the left side interpolation component of another present pixel on the right side of the assumption pixel, thereby

10

15

20

25

obtaining a pixel data for the assumption pixel, wherein the right side interpolation component and the left side interpolation component are calculated based on a pixel data of a central present pixel and pixel data of present pixels around the central present pixel.

The method further comprises calculating an adjusting value based on a pixel data of a central present pixel and pixel data of present pixels around the central present pixel, setting a polarity of the adjusting value based on pixel data of a pair of present pixels on both sides of the central present pixel, calculating the right side interpolation component for the central present pixel based on a 1/2 value of the pixel data of the central present pixel and the adjusting value applied with a polarity, calculating the left side interpolation component for the central present pixel based on a 1/2 value of the pixel data of the central present pixel and the adjusting value applied with the polarity.

At least five sequential present pixels in a direction selected from a horizontal direction, vertical direction and oblique direction are used as the central present pixel and present pixels around the central pixel.

The method further comprise identifying pixel data of five sequential present pixels in a direction selected from a horizontal direction, vertical direction and oblique direction as a first pixel data, a second

10

15

20

25

pixel data, a third pixel data, a fourth pixel data and a five pixel data in order, obtaining a first value obtained by adding together an absolute value of the difference between the first and second pixel data and an absolute value of the difference between the second and third pixel data, obtaining a second value obtained by adding together an absolute value of the difference between the second and third pixel data and an absolute value of the difference between the third and fourth pixel data, obtaining a third value obtained by adding together an absolute value of the difference between the third and fourth pixel data and an absolute value of the difference between the fourth and fifth pixel data, selecting a minimum value from the first, second and third values, multiplying the minimum value by a coefficient, setting a polarity of the minimum value multiplied by the coefficient by comparing the second pixel data with the fourth pixel data, calculating a right side interpolation component by adding together a 1/2 value of the third pixel data and the minimum value applied with a polarity and multiplied by the coefficient, calculating a left side interpolation component by subtracting the minimum value applied with a polarity and multiplied by the coefficient from the 1/2 value of the third pixel data.

These and other objects and features of the present invention will become more apparent from the following detailed description with reference to the accompanying

drawings.

BRIEF DESCRIPTION OF DRAWINGS

Fig. 1 is a block diagram for carrying out the method of the present invention;

Fig. 2 is an illustration for explaining the method of the present invention; and

Fig. 3 is an illustration for explaining a conventional method.

10

15

20

25

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to Fig. 1 cascaded unit delay circuits 11 through 14 sequentially delay input picture signals (picture data) by a unit time. Each of the delay circuits 11-14 delays the picture signal by one pixel time D.

A subtracter 21 produces the difference between an input pixel data (OD) and a pixel data delayed by 1D. A subtracter 22 produces the difference between a pixel data delayed by 1D and a pixel data delayed by 2D. A subtracter 23 produces the difference between a pixel data delayed by 2D and a pixel data delayed by 3D. A subtracter 24 produces the difference between a pixel data delayed by 3D and a pixel data delayed by 4D.

Absolute value circuits 25 through 28 produce absolute values of differences applied from the subtracters 21-24, respectively.

An adder 31 adds together the absolute values from

10

15

20

25

the absolute value circuits 25 and 26 and applies the sum to a minimum value selector 52. An adder 32 adds together the absolute values from the absolute value circuits 27 and 28 and applies the sum to the minimum value selector 52.

A subtracter 41 produces the difference between the pixel data delayed by 1D and the pixel data delayed by 3D. An absolute value circuit 42 produces an absolute value of the difference from the subtracter 41 and applies the absolute value to the minimum value selector 52.

A polarity signal producing circuit 51 produces a polarity signal based on the pixel data delayed by 1D and the pixel data delayed by 3D. More particularly, the polarity signal producing circuit 51 compares the pixel data delayed by 1D and the pixel data delayed by 3D, and produces a positive polarity (+) signal when the pixel data delayed by 1D is larger than the data of 3D delay, and produces a negative polarity (-) signal when the latter is larger than the former. The polarity signal is applied to a multiplier 62.

The minimum value selector 52 selects a minimum value from the absolute value of the two unit delay pixel data applied from the absolute value circuit 42, and absolute values of the sums of adjacent pixel data applied from the adders 31 and 32.

A coefficient circuit 61 multiplies the minimum value applied from the minimum value selector 52 by a

10

15

20

25

coefficient, and the product is fed to the multiplier 62.

The multiplier 62 multiplies the polarity signal from the polarity signal producing circuit by the product from the coefficient circuit to produce an adjusting value for an interpolation component. Thus, the adjusting value for the interpolation component from the sequential five pixel data.

On the other hand, a coefficient circuit 63 multiplies the 2D delayed pixel data delayed by 1/2.

An adder 71 adds together the adjusting value from the multiplier 62 and the output of the coefficient circuit 63 to produce a sum (right side interpolation component). A subtracter 72 produces the difference (left side interpolation component) between the adjusting value from the multiplier 62 and the output of the coefficient circuit 63.

A unit delay circuit 64 delays the sum (right side interpolation component) from the adder by one pixel. The one pixel delayed right side interpolation component is added to the left side interpolation component from the subtracter by an adder 73. A time axis converting circuit 65 produces a picture signal in which a pixel is interpolated in the horizontal direction in accordance with the input pixel data and the interpolation pixel data from the adder 73.

The operation of the system will be described with reference to Fig. 2.

10

15

20

25

The method for an assumption interpolation pixel \mathbf{x} between the third pixel \mathbf{c} and the fourth pixel \mathbf{d} will be described.

The unit delay circuits 11 through 14 sequentially delay input picture signals (picture data) by a unit time D. When the outputs of the delay circuits 11-14 become e, d, c, b, a, the subtracter 21 produces the difference (b-a) between the fourth pixel data and the fifth pixel data, the subtracter 22 produces the difference (c-b) between the third pixel data and the fourth pixel data, the subtracter 23 produces the difference (d-c) between the second pixel data and the third pixel data, and the subtracter 24 produces the difference (e-d) between the first pixel data and the second pixel data.

Absolute value circuits 25 through 28 produce absolute values of differences applied from the subtracters 21-24, respectively.

The adder 31 adds together the absolute values from the absolute value circuits 25 and 26 and applies the sum |c-d|+|d-e| to the minimum value selector 52. The adder 32 adds together the absolute values from the absolute value circuits 27 and 28 and applies the sum |a-b|+|b-c| to the minimum value selector 52.

The subtracter 41 produces the difference (b-d) between the second pixel data and the fourth pixel data. The absolute value circuit 42 produces the absolute value |b-d| of the difference from the subtracter 41 and

15

applies the absolute value to the minimum value selector 52.

The minimum value selector 52 selects a minimum value k1 from the absolute value |b-d| of the difference, and absolute values (|a-b|+|b-c|), (|c-d|+|d-e|) of the sums.

The minimum value k1 is multiplied by 1/4 at the coefficient circuit 61.

The polarity signal producing circuit 51 produces a polarity signal s1 based on the difference (d-b) between the second and fourth pixels. Since the difference is d-b > 0, the polarity signal s1(+) is produced.

The multiplier 62 multiplies the polarity signal sl (+) by the product k1/4 from the coefficient circuit to produce the adjusting value $s1\cdot k1/4$ for an interpolation component.

On the other hand, the coefficient circuit 63 multiplies the third pixel data c by 1/2 to produce a value of c/2.

The adder 71 adds together the adjusting value

s1.k1/4 and the output c/2 of the coefficient circuit 63

to produce the sum (c/2+s1.k1/4) as the right side

interpolation component r on the right side of the third

pixel. The subtracter 72 produces the difference

(c/2-s1.k1/4) between the adjusting value (s1.k1/4) and

the output (c/2) of the coefficient circuit 63 as the

The right side interpolation component r for the

left side interpolation component 1 for the third pixel.

15

20

25

third pixel c is delayed one pixel by the unit delay circuit 64.

Next, when the outputs of the delay circuits 11-14 become f, e, d, c, b, the subtracter 21 produces the difference (c-b), the subtracter 22 produces the difference (d-c), the subtracter 23 produces the difference (e-d), and the subtracter 24 produces the difference (f-e).

The adder 31 adds together the absolute values from the absolute value circuits 25 and 26 and applies the sum |e-f|+|d-e| to the minimum value selector 52. The adder 32 adds together the absolute values from the absolute value circuits 27 and 28 and applies the sum |c-d|+|b-c| to the minimum value selector 52.

The subtracter 41 produces the difference |c-e| between the second pixel data and the fourth pixel data. The absolute value circuit 42 produces the absolute value |c-e| of the difference from the subtracter 41 and applies the absolute value to the minimum value selector 52.

The minimum value selector 52 selects a minimum value k2 from the absolute value |c-e| of the difference, and absolute values (|c-d|+|b-c|), (|e-f|+|d-e|) of the sums.

The minimum value k2 is multiplied by 1/4 at the coefficient circuit 61.

The polarity signal producing circuit 51 produces a polarity signal S2 based on the difference (e-c) between

10

15

20

25

the third and fifth the pixels.

Since the difference is e-c < 0, the polarity signal s2(-) is produced.

The multiplier 62 multiplies the polarity signal s2 (-) by the product k2/4 from the coefficient circuit to produce the adjusting value s2·k2/4 for an interpolation component.

On the other hand, the coefficient circuit 63 multiplies the fourth pixel data d by 1/2 to produce a value of d/2.

The adder 71 adds together the adjusting value s2• k1/4 and the output d/2 of the coefficient circuit 63 to produce the sum (d/2+s2•k2/4) as the right side interpolation component r on the right side of the fourth pixel.

The subtracter 72 produces the difference $(d/2-s2\cdot k2/4)$ between the adjusting value $(s2\cdot k2/4)$ and the output (d/2) of the coefficient circuit 63 as the left side interpolation component 1 for the fourth pixel.

The right side interpolation component r delayed one pixel by the delay circuit 64 for the third pixel c is added to the left side interpolation component 1 for the fourth pixel d by the adder 73, thereby producing an interpolation pixel x between the third and fourth pixels. The assumption interpolation pixel x is $x = (c/2+s1\cdot k1/4)+(d/2-s2\cdot k2/4)$.

Since the signal sl is positive (+) and the signal

15

20

25

s2 is negative (-), the interpolation pixel is x between the third and fourth pixels

x = (c/2+k1/4)+(d/2+k2/4)

Since there is the level difference between the right side interpolation pixel and the left side interpolation pixel on right and left sides of the present pixel, peak values can be effectively reproduced compared with the conventional method of Fig. 3 in which the interpolation pixel x between the third and fourth pixels is represented by (x=c/2+d/2). 10

Although, in the above described embodiment, the right and left side interpolation components on right and left sides of the present pixel are calculated based on the pixel data of the present pixel and the right and left side pixels on the same scanning line, the right and left interpolation components may be calculated based on pixel data of the present pixel and pixels at upper and lower positions or obliquely upper and lower In that case, unit delay circuits 11 through 14 and 64 are provided for delaying the input signal one pixel time.

In accordance with the present invention, it is possible to reproduce peak values which are lost at sampling, and to more steepen an edge of a contour.

While the invention has been described in conjunction with preferred specific embodiment thereof, it will be understood that this description is intended to illustrate and not limit the scope of the invention,

which is defined by the following claims.

5

15

20

25

What is claimed is

1. A method for interpolating a video signal having a plurality of present pixels comprising the steps of:

5 calculating a right side interpolation component and a left side interpolation component for each of the present pixels;

adding the right side interpolation component of a present pixel on the left side of an assumption pixel to be interpolated to the left side interpolation component of another present pixel on the right side of the assumption pixel, thereby obtaining a pixel data for the assumption pixel, wherein

the right side interpolation component and the left side interpolation component are calculated based on a pixel data of a central present pixel and pixel data of present pixels around the central present pixel.

2. The method according to claim 1 further comprising:

calculating an adjusting value based on a pixel data of a central present pixel and pixel data of present pixels around the central present pixel,

setting a polarity of the adjusting value based on pixel data of a pair of present pixels on both sides of the central present pixel,

calculating the right side interpolation component for the central present pixel based on a 1/2 value of the pixel data of the central present pixel and the

10

15

20

25

adjusting value applied with a polarity,

calculating the left side interpolation component for the central present pixel based on a 1/2 value of the pixel data of the central present pixel and the adjusting value applied with the polarity.

- 3. The method according to claim 1 wherein at least five sequential present pixels in a direction selected from a horizontal direction, vertical direction and oblique direction are used as the central present pixel and present pixels around the central pixel.
- 4. The method according to claim 1 further comprising:

identifying pixel data of five sequential present pixels in a direction selected from a horizontal direction, vertical direction and oblique direction as a first pixel data, a second pixel data, a third pixel data, a fourth pixel data and a five pixel data in order.

obtaining a first value obtained by adding together an absolute value of the difference between the first and second pixel data and an absolute value of the difference between the second and third pixel data,

obtaining a second value obtained by adding together an absolute value of the difference between the second and third pixel data and an absolute value of the difference between the third and fourth pixel data,

obtaining a third value obtained by adding together an absolute value of the difference between the third

10

15

and fourth pixel data and an absolute value of the difference between the fourth and fifth pixel data,

selecting a minimum value from the first, second and third values,

multiplying the minimum value by a coefficient, setting a polarity of the minimum value multiplied by the coefficient by comparing the second pixel data with the fourth pixel data,

calculating a right side interpolation component by adding together a 1/2 value of the third pixel data and the minimum value applied with a polarity and multiplied by the coefficient,

calculating a left side interpolation component by subtracting the minimum value applied with a polarity and multiplied by the coefficient from the 1/2 value of the third pixel data.

15

METHOD FOR INTERPOLATING A VIDEO SIGNAL Abstract of the Disclosure

A right side interpolation component and a left side interpolation component for each present pixel are calculated. The right side interpolation component of a present pixel on the left side of an assumption pixel to be interpolated is added to the left side interpolation component of another present pixel on the right side of the assumption pixel, thereby obtaining a pixel data for the assumption pixel. The right side interpolation component and the left side interpolation component are calculated based on a pixel data of a central present pixel and pixel data of present pixels around the central present pixel.

FIG.1




FIG.2







FIG.3

С

<u>△</u> 1

□ r



đ

Declaration For U.S. Patent Application

My residence, p I believe I am the names are listed	ned inventor, I hereby declare the post office address and citizenship original, first and sole inventod below) of the subject matter with the control of the control of the subject matter with the control of the subject matter with the control of	ip are as stated below my in or (if only one name is liste hich is claimed and for wh	ed below) or an original, first tich a patent is sought on the	
the specification	n of which is attached hereto unl	less the following box is ch	necked:	
	□ was filed on	as United	States Application Number of	or PCT International
	Application Number	and was amend	ded on	(if applicable).
by any amendm I acknowledge I hereby claim is certificate, or §	nat I have reviewed and understandent referred to above. the duty to disclose information foreign priority benefits under 35 365(a) of any PCT International also identified below any foreign	which is material to patent U.S.C. §119(a)-(d) or §36 application which designate	tability as defined in 37 C.F 55(b) of any foreign application at least one country other	R. §1.56. on(s) for patent or inventor's than the United States, listed
	fore that of the application(s) for			Priority Claimed
(List prior	10-76608	Japan	09/03/1998	Yes No
foreign	(Number)	(Country)	(Day/Month/Year Filed)	□ Yes □ No
applications. See note A	(Number)	(Country)	(Day/Month/Year Filed)	
on back of this page)	(Number)	(Country)	(Day/Month/Year Filed)	□ Yes □ No
I hereby claim	the benefit under 35 U.S.C. §11			ed below.
	(Application Number)	(Filing	Date)	
	(Application Number)	(Filing	Date)	
designating the disclosed in the the duty to disc	the benefit under 35 U.S.C. §120 United States of America listed be prior application(s) (U.S. or PC lose information which is materiane prior application and the nation	elow and, insofar as the sul I) in the manner provided I to patentability as defined	bject matter of each of the class by the first paragraph of 35, d in 37 C.F.R. §1.56 which the	aims of this application is not U.S.C. §112, I acknowledge became available between the
(List prior U.S. Applications or PCT International				
applications	(Application Serial No.)	(Filing Date)	(Status) (pater	nted, pending, abandoned)
designating the U.	(Application Serial No.)	(Filing Date)		
And I hereby ap E. Oram, Jr., I No. 32,131; Do	(Application Serial No.)	(Filing Date) id T. Nikaido, Reg. No. 22 ray, Reg. No. 22,980; Mar	(Status) (pater (Status) (pater (5,663; Charles M. Marmelste rtin S. Postman, Reg. No. 18	nted, pending, abandoned)
And I hereby as E. Oram, Jr., I No. 32,131; Do Richard J. Ben	ppoint as principal attorneys Davis Reg. No. 27,931; Robert B. Murrouglas H. Goldhush, Reg. No. 33	(Filing Date) id T. Nikaido, Reg. No. 22 ray, Reg. No. 22,980; Mai 3,125; Kevin C. Brown, Re ng address: NIKAIDO, Metropolitat 655 Fifteent Washington	(Status) (pater (,663; Charles M. Marmelste rtin S. Postman, Reg. No. 18 eg. No. 32,402; Monica Chin MARMELSTEIN, MURRA	nted, pending, abandoned) nted, pending, abandoned) sin, Reg. No. 25,895; George 8,570; E. Marcie Emas, Reg. n Kitts, Reg. No. 36,105; and Y & ORAM LLP
And I hereby at E. Oram, Jr., I No. 32,131; Do Richard J. Bern Please direct at I hereby declar are believed to made are punis	ppoint as principal attorneys Daving No. 27,931; Robert B. Murrouglas H. Goldhush, Reg. No. 33 man, Reg. No. 39,107.	(Filing Date) id T. Nikaido, Reg. No. 22 ray, Reg. No. 22,980; Mar 3,125; Kevin C. Brown, Re ng address: NIKAIDO, Metropolitar 655 Fifteent Washington (202) 638-50 of my own knowledge are statements were made with r both, under Section 1001	(Status) (pater (Status)) (pater (Status	nted, pending, abandoned) nted, pending, abandoned nted, pending,
And I hereby as E. Oram, Jr., I No. 32,131; Do Richard J. Bern Please direct as I hereby declar are believed to made are punis	ppoint as principal attorneys Davi Reg. No. 27,931; Robert B. Murr ouglas H. Goldhush, Reg. No. 33 man, Reg. No. 39,107. Il communications to the following that all statements made hereing be true; and further, that these shable by fine or imprisonment, o	(Filing Date) id T. Nikaido, Reg. No. 22 ray, Reg. No. 22,980; Mar 3,125; Kevin C. Brown, Re ng address: NIKAIDO, Metropolitar 655 Fifteent Washington (202) 638-50 of my own knowledge are of statements were made with r both, under Section 1001 the application or any pate	(Status) (pater (Status)) (pater (Status	nted, pending, abandoned) nted, pending, abandoned) sin, Reg. No. 25,895; George 8,570; E. Marcie Emas, Reg. n Kitts, Reg. No. 36,105; and NY & ORAM LLP G Street Lobby adde on information and belief alse statements and the like so tes Code and that such willful
And I hereby as E. Oram, Jr., I No. 32,131; Do Richard J. Bern Please direct as I hereby declarate believed to made are punis false statement (See Note C	ppoint as principal attorneys Davi Reg. No. 27,931; Robert B. Murr ouglas H. Goldhush, Reg. No. 33 man, Reg. No. 39,107. Il communications to the following the true; and further, that these shable by fine or imprisonment, of the smay jeopardize the validity of	(Filing Date) id T. Nikaido, Reg. No. 22 ray, Reg. No. 22,980; Mar 3,125; Kevin C. Brown, Re ng address: NIKAIDO, Metropolitar 655 Fifteent Washington (202) 638-50 of my own knowledge are of statements were made with r both, under Section 1001 the application or any pate	(Status) (pater of Status) (pa	nted, pending, abandoned) nted, pending, abandoned nted, pending
And I hereby at E. Oram, Jr., I No. 32,131; Do Richard J. Bern Please direct at I hereby declar are believed to made are punis false statement (See Note C on back of	ppoint as principal attorneys Daving Reg. No. 27,931; Robert B. Murrouglas H. Goldhush, Reg. No. 33 man, Reg. No. 39,107. Il communications to the following that all statements made hereing be true; and further, that these shable by fine or imprisonment, of smay jeopardize the validity of Full name of sole or first Inventor's signature	(Filing Date) id T. Nikaido, Reg. No. 22 ray, Reg. No. 22,980; Mar 3,125; Kevin C. Brown, Re ng address: NIKAIDO, Metropolitar 655 Fifteent Washington (202) 638-56 of my own knowledge are of statements were made with r both, under Section 1001 the application or any pate t inventor Hiroft Throfund	(Status) (pater (Status)) (pater (Status	nted, pending, abandoned) nted, pending, abandoned) sin, Reg. No. 25,895; George 8,570; E. Marcie Emas, Reg. n Kitts, Reg. No. 36,105; and NY & ORAM LLP G Street Lobby adde on information and belief alse statements and the like so tes Code and that such willful

Post Office Address c/o Kohfu Plasma Panel Center, Pioneer Electronic Corporation, 2680 Nishihanawa, Tatomi-cho, Nakakoma-gun, Yamanashi-ken 409-3843 Japan